Proposed link architecture, transceiver circuit design and package solution developed at University of Toronto addresses issues present in likely DDR memory alternatives